2/3/4-Phase Controller for CPU Applications

The NCP5393 controls up to four V_{DD} phases and one V_{DDNB} phase to provide a buck regulator solution for current and next-generation AMD processors. The NCP5393 incorporates differential voltage sensing, differential phase current sensing, optional load-line voltage positioning, and programmable V_{DD} and V_{DDNB} offsets to provide accurately regulated power parallel- and serial-VID AMD processors. Dual-edge multiphase modulation provides the fastest initial response to dynamic load events. This reduces system cost by requiring less bulk and ceramic output capacitance to meet transient regulation specifications.

High performance operational error amplifiers are provided to simplify compensation of the V_{DD} and V_{DDNB} regulators. Dynamic Reference Injection further simplifies loop compensation by eliminating the need to compromise between response to load transients and response to VID code changes.

Features

- \bullet Meets AMD's Parallel, Serial (SVI) and Hybrid VR Specifications
- Up to Four V_{DD} Phases
- Single-Phase V_{DDNB} Controller
- \bullet Dual-Edge PWM for Fastest Initial Response to Transient Loading
- High Performance Operational Error Amplifiers
- Internal Soft Start and Slew Rate Limiting
- · Dynamic Reference Injection (Patent #US07057381)
- DAC Range from 12.5 mV to 1.55 V
- \pm 0.5% DAC Accuracy fro 0.8 V to 1.55 V
- V_{DD} and V_{DD} Offset Ranges 0 mV 800 mV
- **True Differential Remote Voltage Sense Amplifiers**
- Phase-to-Phase I_{DD} Current Balancing
- •-Differential Current Sense Amplifiers for Each Phase of Each Output
- "Lossless" Inductor Current Sensing for V_{DD} and V_{DDNB} Outputs
- Supports Load Lines (Droop) for V_{DD} and V_{DDNB} Outputs
- Oscillator Range of 100 kHz 1 MHz
- **Tracking Over Voltage Protection**
- Output Inductor DCR-Based Over Current Protection for V_{DD} and V_{DDNB} Outputs
- •-Guaranteed Startup into Precharged Loads
- Temperature Range: 0°C to 70°C
- This is a Pb-Free Device*

Applications

- Desktop Processors
- Server Processors
- High-End Notebook PCs

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor®

http://onsemi.com

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Figure 3. NCP5393 Configured for 3 + 1 Phases, with Optional Droop

NCP5393 PIN DESCRIPTIONS

NCP5393 PIN DESCRIPTIONS

PIN CONNECTIONS VS. PHASE COUNT

ABSOLUTE MAXIMUM RATINGS ELECTRICAL INFORMATION

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: All signals are referenced to GND unless noted otherwise.

THERMAL INFORMATION

* The maximum package power dissipation must be observed.

1. JESD 51-5 (1S2P Direct-Attach Method) with 0 LFM.

2. JESD 51-7 (1S2P Direct-Attach Method) with 0 LFM.

ELECTRICAL CHARACTERISTICS (Unless otherwise stated: 0° C \leq T_A \leq 70°C; 4.75 V \leq V_{CC} \leq 5.25 V; All DAC Codes; C_{VCC} = 0.1 µF)

[3.](#page-10-0) Guaranteed by design. Not production tested.

[3.](#page-10-0) Guaranteed by design. Not production tested.

[3.](#page-10-0) Guaranteed by design. Not production tested.

3. Guaranteed by design. Not production tested.

TYPICAL CHARACTERISTICS

12VMON Hysteresis

Low - High or High - Low 1.0 | 1.0 | V

TYPICAL CHARACTERISTICS

Functional Description

General

NCP5393 is a universal CPU hybrid power Controller compatible with both Parallel VID interface (PVI) and Serial VID interface (SVI) protocols for AMD Processors. The Controller implements a single-phase control architecture to provide the Northbridge (NB) voltage on the same chip. For the CORE section, programmable 2- to-4 phase featuring Dual-Edge multiphase architecture is implemented. It embeds two independent controllers for CPU CORE and the integrated NB, each one with its set of protections.

The NCP5393 incorporates differential voltage sensing, differential phase current sensing, optional load-line voltage positioning, and programmable VDD and VDDNB offsets to provide accurately regulated power parallel- and serial-VID AMD processors. Dual-edge multiphase modulation provides the fastest initial response to dynamic load events.

NCP5393 also supports V_FIX mode for board debug and testing. In this particular configuration the SVI bus is used as a static bus configuring four operative voltages (through SVC and SVD) for both the sections and ignoring any serial-VID command.

NCP5393 is able to detect which kind of CPU is connected And configures itself to work as a Single-Plane PVI controller or Dual-Plane SVI controller. The NCP5393 manages On the Fly VID transitions and maintains the slew rates as defined when the transitions take place. NCP5393 is available in TQFN48 Package.

Remote Output Sensing Amplifier (RSA)

A true differential amplifier allows the NCP5393 to measure Vcore voltage feedback with respect to the Vcore ground reference point by connecting the Vcore reference point to VSP, and the Vcore ground reference point to VSN. This configuration keeps ground potential differences between the local controller ground and the Vcore ground reference point from affecting regulation of Vcore between Vcore and Vcore ground reference points. The RSA also subtracts the DAC (minus VID offset) voltage, thereby producing an unamplified output error voltage at the DIFFOUT pin. This output also has a 1.3 V bias voltage as the floating ground to allow both positive and negative error voltages.

Precision Programmable DAC

A precision programmable DAC is provided and system trimmed. This DAC has 0.5% accuracy over the entire operating temperature range of the part. The DAC can be programmed to support both PVI and SVI VID code specifications.

High Performance Voltage Error Amplifier

The error amplifier is designed to provide high slew rate and bandwidth. Although not required when operating as the controller of a voltage regulator, a capacitor from COMP to VFB is required for stable unity gain test configurations.

Gate Driver Outputs and 2/3/4 Phase Operation

The part can be configured to run in 2-, 3-, or 4-phase mode. In 2-phase mode, phases 1 and 3 should be used to drive the external gate drivers, G2 and G4 must be grounded. In 3-phase mode, gate output G4 must be grounded. In 4-phase mode all 4 gate outputs are used as shown in the 4-phase Applications Schematic. The Current Sense inputs of unused channels should be connected to GND. Please refer to table "PIN CONNECTIONS vs. PHASE COUNTS" for details.

Differential Current Sense Amplifiers and Summing Amplifier

Four differential amplifiers are provided to sense the output current of each phase. The inputs of each current sense amplifier must be connected across the current sensing element of the phase controlled by the corresponding gate output (G1, G2, G3, or G4). If a phase is unused, the differential inputs to that phase's current sense amplifier must be shorted together and connected to the GND.

The current signals sensed from inductor DCR are fed into a summing amplifier to have a summed-up output. The outputs of current sense amplifiers control three functions. First, the summing current signal of all phases will go through DROOP amplifier and join the voltage feedback loop for output voltage positioning. Second, the output signal from DROOP amplifier also goes to ILIM amplifier to monitor the output current limit. Finally, the individual phase current contributes to the current balance of all phases by offsetting their ramp signals of PWM comparators.

Oscillator and Triangle Wave Generator

The controller embeds a programmable precision dual-Oscillator: one section is used for the CORE and it is a multiphase programmable oscillator managing equal phase-shift among all phases and the other section is used for the NB section. The oscillator's frequency is programmed by the resistance connected from the ROSC pin to ground. The user will usually form this resistance from two resistors in order to create a voltage divider that uses the ROSC output voltage as the reference for creating the current limit setpoint voltage. The oscillator frequency range is 100 kHz per phase to 1.0 MHz per phase. The oscillator generates up to 4 symmetrical triangle waveforms with amplitude between 1.3 V and 2.3 V. The triangle waves have a phase delay between them such that for 2-, 3- and 4-phase operation the PWM outputs are separated by 180, 120, and 90 angular degrees, respectively.

When the NB phase is enabled, in order to ensure that the VDDNB oscillator does not accidentally lock to the VDD oscillator, the VDDNB oscillator will free-run at a frequency which is nominally 1.25 ratio of f_{VDD} .

CPU Support

NCP5393 is able to detect the CPU it is going to supply and configure itself to PVI or SVI mode. When in PVI mode, to address the CORE section the NCP5393 uses VID[5:0]. When in SVI mode NCP5393 uses VID2 and VID3 alone for SVC and SVD information respectively.

PVI - Parallel Interface

PVI is a 6-bit wide parallel interface to address the CORE Section reference. NB is kept in HiZ mode. Parallel mode operation is depicted in Figure 9. Voltage identifications for the 6bit AMD mode is given in Table [2](#page-14-0).

Sequencing of events for PVI:

- Boot VID (refer to Table 1) is captured from **SVC** and **SVD** pins on rising edge of **ENABLE**.
- This capture is INDEPENDENT of any other signal.
- PVI is determined by sampling **VID[1]** during rising edge of **ENABLE** (PVI: **VID[1]**=1)
- Once PVI is determined, the VID controller is enabled and increments to the Boot VID at the Soft Start rate
- Once the VID controller is enabled, the VID controller can receive PVI VIDs, independent of **PWROK** which is ignored in PVI mode
- If a PVI VID is sent prior to the VID controller reaching the Boot VID, the VID controller will move to the PVI VID
- If a new code is detected during the transition, the device updates the Target-VID level and performs the on-the-fly Transition up to the new code.

Table 1. Metal VID/BOOT VID

Figure 9. Power Up Sequences in Parallel Mode Operation

SVID[5:0]	$V_{OUT} (V)$						
00_0000	1.5500	01_0000	1.1500	10 0000	0.7625	11_0000	0.5625
00_0001	1.5250	01 0001	1.1250	10 0001	0.7500	11 0001	0.5500
00 0010	1.5000	01 0010	1.1000	10 0010	0.7375	11 0010	0.5375
00 0011	1.4750	01 0011	1.0750	10 0011	0.7250	11 0011	0.5250
00_0100	1.4500	01 0100	1.0500	10 0100	0.7125	11 0100	0.5125
00_0101	1.4250	01_0101	1.0250	10 0101	0.7000	11 0101	0.5000
00_0110	1.4000	01 0110	1.0000	10 0110	0.6875	11 0110	0.4875
10 0111	1.3750	01 0111	0.9750	10 0111	0.6750	11 0111	0.4750
00_1000	1.3500	01_1000	0.9500	10_1000	0.6625	11_1000	0.4625
00_1001	1.3250	01_1001	0.9250	10_1001	0.6500	11_1001	0.4500
00_1010	1.3000	01_1010	0.9000	10_1010	0.6325	11 1010	0.4375
00_1011	1.2750	$01 - 1011$	0.8750	10_1011	0.6250	$11 - 1011$	0.4250
00_1100	1.2500	01_1100	0.8500	10_1100	0.6125	11_1100	0.4125
00_1101	1.2250	10 1101	0.8250	10_1101	0.6000	11_1101	0.4000
00_1110	1.2000	01 1110	0.8000	10 1110	0.5875	11 1110	0.3875
00_1111	1.1750	$01 - 1111$	0.7750	10_1111	0.5750	$11 - 1111$	0.3750

Table 2. SIX-BIT PARALLEL VID CODES in PVI Modes

SVI - Serial Interface

SVI is a two wire, Clock and Data, bus that connects a single master (CPU) to one NCP5393. The master initiates and terminates SVI transactions and drives the clock, SVC, and the data SVD, during a transaction. The slave receives the SVI transactions and acts accordingly. SVI wire protocol is based on fast-mode I2C.

PWROK is properitery of the SVI protocol and is considered at start-up. The SVI mode operation is explained in Figure [10.](#page-16-0) The VID codes from the decoded SVI value are given in Table [3.](#page-15-0)

Sequencing of events for SVI:

- Boot VID is captured from **SVC** and **SVD** pins on rising edge of **ENABLE**. This capture is INDEPENDENT of any other signal.
- SVI is determined by sampling **VID[1]** during rising edge of **ENABLE** (SVI: **VID[1]**=0)
- Once SVI is determined, the VID controller is enabled and increments to the Boot VID at the Soft Start rate
- Once the VID controller is enabled, the VID controller can receive SVI VIDs, but ONLY after **PWROK** asserts
- If **PWROK** goes high and an SVI VID is sent prior to the VID controller reaching the Boot VID, the VID controller will move to the SVI VID
- If a new SVI code is detected during the transition, the device updates the Target-VID level and performs the on-the-fly Transition up to the new code.
- If **PWROK** de-asserts, the VID controller reloads the Boot VID and will move from its current VID to the Boot VID
- SVI is disabled and SVI transactions cannot take place again until **PWROK** asserts

Table 3. SEVEN-BIT SERIAL VID CODES for SVI Mode

Hardware Jumper Override - V_FIX

VFIX is an active low pin and when it is pulled low, the controller enters V_FIX mode.The voltage regulator can be powered when an external SVI bus master is not present. When in VFIX mode, all of the voltage regulator's output voltages will be governed by the information shown in Table 4, regardless of the state of PWROK. VFIX mode is for debug only. If VFIX mode is necessary for processor bring-up, VFIXEN, SVC, and SVD should be connected with jumpers to either ground or VDDIO through suitable pull-up resistors. SVC and SVD are considered as static VID and the output voltage will change according to their status.

Start-up sequences are presented below:

- Boot VID is captured from SVC and SVD pins on rising edge of ENABLE.
- This capture is *INDEPENDENT* of any other signal. SVI/PVI is determined by sampling VID[1] during rising edge of ENABLE (SVI: VID[1]=0, PVI: VID[1]=1). Once SVI/PVI is determined, the VID controller is enabled and increments to the Boot VID at the Soft Start rate. VFIXEN mode is entered once VFIXEN is asserted.
- If VFIXEN is asserted prior to the VID controller reaching the Boot VID, the VID controller will move to the VFIXEN VID. Once the first VID value is reached (either BOOT VID or VFIXEN VID), the VID will now increment at the Normal rate. Once the VID controller is enabled, the VID controller can receive VFIXEN VIDs, independent of PWROK which is ignored in VFIXEN mode.
- If VFIXEN is de-asserted, the device PORs. This occurs independent of ENABLE

PWROK De-Assertion

Anytime PWROK de-asserts while EN is asserted, the controller uses the previously stored *BOOT VID* and regulates all planes to that level performing an on-the-Fly transition to that level. PWRGOOD remains asserted in this process.

Power Saving Indicator (PSI_L) and Phase Shedding

The processor provides an output signal to the VR controller to indicate when the processor is in a low power state. NCP5393 uses the PSI_L pin to maximize efficiency at light loads. When PSI $L = 0$, the PSI L function will be enabled, and VR system will run in single phase mode. In power saving mode, NCP5393 works with the NCP5359 driver to represent diode emulation mode at light load for further power saving. Generally, the PWM outputs are either high (high side FETs on, low side FET off) or low (high side FETs off, low FETs on). In NCP5393 only one phase is enabled in diode emulation mode when Power saving mode is enabled.

Protection Features:

The NCP5393 handles many protection features. Undervoltage lockout, Over current shutdown, Overvoltage, Under voltage, Soft-Start etc are the main features. All the fault responses of the NCP5393 are listed in Table [5.](#page-18-0)

Undervoltage Lockout

An undervoltage lockout (UVLO) senses the VCC and VCCP input. During powerup, the input voltage to the controller is monitored, and the PWM outputs and the soft-start circuit are disabled until the input voltage exceeds the threshold voltage of the UVLO comparator. The UVLO comparator incorporates hysteresis to avoid chattering, since VCC is likely to decrease as soon as the converter initiates soft-start.

Overcurrent Shutdown

A programmable overcurrent function is incorporated within the IC. A comparator and latch make up this function. The inverting input of the comparator is connected to the ILIM pin. The voltage at this pin sets the maximum output current the converter can produce. The ROSC pin provides a convenient and accurate reference voltage from which a resistor divider can create the overcurrent setpoint voltage. Although not actually disabled, tying the ILIM pin directly to the ROSC pin sets the limit above useful levels effectively disabling overcurrent shutdown. The comparator noninverting input is the summed current information from the VDRP minus offset voltage. The overcurrent latch is set when the current information exceeds the voltage at the ILIM pin. The outputs are pulled low, and the soft-start is pulled low. The outputs will remain disabled until the VCC voltage is removed and re-applied, or the ENABLE input is brought low and then high.

The NCP5393 handles Core per-phase Over-Current also. If Over-Current is detected in a phase, then the PWM of that phase will be turned off. Cycle-by-cycle current limit protection is implemented for per-phase Over-Current in the NCP5393. DRVON never goes low due to per-phase current trip.

NB Over current is handled in similar way as the global CORE Over current. The total output current is compared with Ilimit $*$ 1.0. When Over-current occurs in the NB, NB-DRVON is pulled low.

Output Overvoltage and Undervoltage Protection and Power Good Monitor

An output voltage monitor is incorporated. During normal operation, if the output voltage is 250 mV over the DAC voltage, the PWRGOOD goes low, the DRVON signal remains high, the PWM outputs are set low. The outputs will remain disabled until the VCC voltage is removed and reapplied. Every time the OV is triggered it will increment the OV counter. If the counter reaches a count of 16 then the OV condition will latch into a permanent OV state. It will require POR or disable/enable to restart. Prior to latching if the OV condition goes away then normal operation will resume. An OV decrement counter is also incorporated. It consists of a free-running clock which runs at 8x the PWM frequency. So essentially every 4096 PWM cycles the OV counter will decrement. For example, for a max PWM frequency of 1 MHz, the counter decrements roughly every 4ms and for a PWM frequency of 400 kHz, it would be about every 10 ms. During normal operation, if the output voltage falls more than 350 mV below the DAC setting, the PWRGOOD pin will be set low until the output voltage rises.

Soft-Start

The NCP5393 simply ramps Vcore to boot voltage at a fixed rate of $2 \text{ ms } (0.8 \text{ mV/uS})$, and then reads the VID pins to determine the DAC setting. Then ramps Vcore to the final DAC setting at the Dynamic VID slew rate of up to $3.25 \text{ mV}/\mu\text{S}$. In SVI mode, SoftStart Time is intended as the time required by the device to set the output voltages to the *Pre-PWROK Metal VID/BOOT VID.* Typical soft start sequence timing in SVI mode is given in Figure 11.

Figure 11. Soft Start Sequence to VCORE

Table 5. Fault Responses

Programming the Current Limit and the Oscillator Frequency

The demo board is set for an operating frequency of approximately 330 kHz. The ROSC pin provides a 2.0 V reference voltage which is divided down with a resistor divider and fed into the current limit pin ILIM. Calculate the total series resistance to set the frequency and then calculate the individual RLIM1 and RLIM2 values for the divider.

The series resistors RLIM1 and RLIM2 sink current from the ILIM pin to ground. This current is internally mirrored into a capacitor to create an oscillator. The period is

proportional to the resistance and frequency is inversely proportional to the total resistance. The total resistance may be estimated by Equation 2. This equation is valid for the individual phase frequency in both three and four phase mode.

$$
RTOTAL ≈ 24686 × Fsw-1.1549
$$
 (eq. 1)
30.5 · kΩ ≈ 24686 × 330^{-1.1549}

Figure 12. ROSC vs. Frequency

The current limit function is based on the total sensed current of all phases multiplied by a gain of 6. DCR sensed inductor current is function of the winding temperature. The best approach is to set the maximum current limit based on

the expected average maximum temperature of the inductor windings.

DCRTmax DCR25C-·- (eq. 2) (1 0.00393-(T max -25))

 $RLIM1 = RTOTAL-RLIM2$ (eq. 5)

Calculate the current limit voltage:

$$
VILIMIT \cong 6 \cdot \left(IMIN_OCP \cdot DCR_{Tmax} + \frac{DCRTmax \cdot Vout}{2 \cdot Vin \cdot F_{sw}} \cdot \left(\frac{Vin-Vout}{L} - (N-1) \cdot \frac{Vout}{L} \right) \right) \tag{eq. 3}
$$

Solve for the individual resistors:

$$
RLIM2 = \frac{VILIMIT \cdot RTOTAL}{2 \cdot V}
$$
 (eq. 4)

Final Equation for the Current Limit Threshold

$$
I_{LIMIT}(T_{inductor}) \cong \frac{\left(\frac{2\cdot V\cdot\text{RLIM2}}{\text{RLIM1} + \text{RLIM2}}\right)}{6\cdot (DCR_{25}C\cdot (1 + 0.00393(T_{Inductor}-25)))} - \frac{Vout}{2\cdot Vin\cdot F_{SW}}\cdot \left(\frac{Vin-Vout}{L} - (N-1)\cdot \frac{Vout}{L}\right) \qquad (eq. 6)
$$

The inductors on the demo board have a DCR at 25°C of 0.75 m Ω . Selecting the closest available values of 16.9 k Ω for RLIM1 and 13.7 k Ω for RLIM2 yield a nominal operating frequency of 330 kHz and an approximate current

limit of 152 A at 100°C. The total sensed current can be observed as a scaled voltage at the VDRP pin added to a positive, no-load offset of approximately 1.3 V.

OUTPUT OFFSET VOLTAGES

External offset voltages from 0 mv to 800 mV 'above the DAC' can be added for the V_{DD} and V_{DD-NB} independently. Offset is set by a resistor divider from V_{CC} to GND. Output offsets are ratiometric to V_{CC}. As V_{CC} changes, the on-chip scaling factors change by the same amount:

Offset = 0.8 V x V_{OFFSET}/V_{CC}

For example: For 0 V offset: pin voltage = GND: For 800 mV offset: pin voltage = V_{CC}

The input to the OFFSET pin for the VDD output is encoded by an internal ADC.

The input to the NB_OFFSET pin for the VDDNB output is encoded by the same ADC.

The reference for this ADC is VCC. The ADC's output is ratiometric to VCC.

Voffset IN represents the voltage applied to the OFFSET or NB_OFFSET pin.

It is intended that these voltages be derived by a resistive divider from Vcc.

The recommended total driving impedance is <10 kilohms.

In some modes, significant offset above VDAC could cause unpredictable results, or be harmful. The NCP5393 avoids such modes.

PACKAGE DIMENSIONS

QFN48 7x7, 0.5P CASE 485AJ-01 ISSUE O

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.

- 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO THE PLATED TERMINAL AND IS MEASURED ABETWEEN
- 0.15 AND 0.30 MM FROM TERMINAL TIP. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

SOLDERING FOOTPRINT*

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NCP5393), may be covered by one or more of the following U.S. patents, #US07057381. There may be other patents pending.

ON Semiconductor and ^{(DN}) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
"Typical" parameters which may be pro intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products f and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This li

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

 Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax**: 303-675-2176 or 800-344-3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

 Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81-3-5773-3850

For additional information, please contact your local Sales Representative